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Abstract 
In this thesis, a CMOS dB-linear variable gain amplifier (VGA) with a novel 
I/Q tuning loop to remove DC offset for direct-conversion receiver has been 
designed in a 0.35µm CMOS technology. 
The dB-linear VGA comprises a linear VGA and a novel pseudo-exponential 
voltage circuit. Different VGA and pseudo-exponential circuit have been studied. 
The proposed circuit is a differential source degenerated VGA and a Taylor’s 
series expansion based pseudo-exponential voltage circuit, which has been 
designed, simulated, and tested.  
Different DC offset cancellation methods have been investigated and a novel 
I/Q tuning loop is presented. DC offset sense issues have been discussed and 
solutions are presented. Block level simulation, circuit level simulation and 
measurement result are explained. 
This dB-linear VGA provides a variable gain of 60dB while maintaining its 3 
dB bandwidth greater than 2.5 MHz. DC offset rejection is 50 dB. The overall 
IIP3 and IIP2 is 12.165dBm and 40.7dBm, respectively.  
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In this thesis, a CMOS dB-linear variable gain amplifier (VGA) with a novel 
DC offset cancellation scheme for direct-conversion receiver has been described. 
The dB-linear VGA comprises a linear VGA and a newly proposed 
pseudo-exponential voltage circuit. Different VGA and pseudo-exponential circuit 
have been studied. From the requirement in DCRs, the proposed circuit is a 
differential source degenerated VGA and a Taylor’s series expansion based 
pseudo-exponential voltage circuit, which has been designed, simulated, and 
tested.  
Among all the mentioned inherited problems with direct conversion, DC offset 
may be the most severe problem. Therefore, DC offset cancellation is 
indispensable in zero-IF circuit of DCR. Different DC offset cancellation methods 
have been investigated and a novel I/Q tuning loop is presented. DC offset sense 
issues have been discussed and solutions are presented. System level simulation, 
circuit level simulation and measurement result are explained. 
In summary, the CMOS dB-linear VGA provides a variable gain of 60dB 
while maintaining its 3 dB bandwidth larger than 2.5 MHz. non-ideal effects on 
  
vii
dB linearity are analyzed and the corresponding compensation methods are 
suggested. The proposed I/Q tuning loop is proved to be effective in removing DC 
offset and can suppress I/Q mismatch effects simultaneously. Measurement results 
based on 0.35-µm CMOS technology are presented to demonstrate the good 
linearity of the proposed dB-linear VGA and shows that the DC offset cancellation 
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Chapter 1                
Introduction 
1.1 Background and motivation  
The evolution of current wireless communication systems has been very rapid. 
Complexity, cost, power dissipation, and the number of external components have 
been the primary criteria in selecting receiver architecture. While transistor 
technology scaling and improved circuit techniques will contribute evolutionary 
advances towards this goal, architectural innovations in the transceiver may lead 
to revolutionary improvements. It is in this context that there is a resurgence of 
interest in Direct-Conversion. Although superheterodyne used to be employed 
commonly in wireless communication receivers for a long time, direct frequency 
conversion has emerged over the last six years as the de-facto standard for GSM 
handset design. Among the handset manufacturers currently using direct 
conversion architectures are Alcatel, nokia, Ericsson, Samsung, Siemens to name 
a few. Also, several RFIC suppliers (Infineon, Conexant, Analog Devices, Phillips, 
Qualcomm, TI, etc.) are currently offering standard direct conversion chipsets for 
1.1 Background and motivation 
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GSM handsets and have started to offer the same for WCDMA and CDMA 
systems.  
Variable Gain amplifier is an important block in the base-band circuit in the 
DCR architecture. A VGA is typically used in a feedback loop to realize the AGC 
circuit. The demand of an automatic gain control (AGC) loop in wireless system 
comes from the fact that all communication systems have an unpredictable 
received power. To buffer receiver electronics from change in input signal strength 
by producing a known output voltage magnitude, an AGC loop is indispensable in 
DCRs [1]. Therefore, with a VGA, dynamic range of the overall system is greatly 
improved. To maintain AGC loop settling time which is independent from the 
signal levels, an exponential gain control characteristic is required [1]. A VGA 
should meet requirements of large dynamic range and good dB linearity. And for 
DCR applications, it has to be able to efficiently suppress DC offset. 
DC offset is a severe problem in DCRs. DC offset comes from device 
mismatch and local oscillator leakage. Since device mismatch and local oscillator 
leakage always exist, DC offset is an inherent problem of DCRs. Because in a 
direct-conversion receiver the down converted band extend to zero frequency, 
extraneous offset voltages can corrupt the signal and, more importantly, saturate 
the following stages [2]. Therefore, offset cancellation methods are necessary in 
DCRs. An extensive review of DC offset cancellation methods is given in 2.2, and 
the drawback of these methods is analyzed. Currently, DC offset cancellation is 
still a demanding task in DCRs and more research needs to be done.  
1.2 Organization of this Thesis  
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In this thesis, a CMOS dB-linear variable gain amplifier (VGA) with a novel 
I/Q tuning loop for DC offset cancellation for direct-conversion receiver has been 
designed in a 0.35µm CMOS technology. With some minor modification, this 
proposed VGA can be used for different applications in wireless communication, 
such as WLAN, WCDMA. 
 
1.2 Thesis organization 
In Chapter 2, a comprehensive review of DCRs, VGAs, and DC offset 
cancellation solutions is given. Basic architecture of DCR is described and its 
advantages and challenges are studied. Previously reported methods of 
implementing dB-linear VGA and DC offset cancellation circuits have been 
investigated.   
In Chapter 3, the system configuration of the proposed VGA circuit is 
described. Also, an introduction to the VGA circuit requirements is given. These 
requirements depend on the system specifications, receiver architecture, and 
receiver partitioning.  
Chapter 4 concentrates on the design of the dB-linear VGA. First a linear 
VGA is described. Then a novel exponential voltage generator is proposed to 
obtain the dB-linear control characteristics. Next the non-ideal effects on dB 
linearity are analyzed and the corresponding compensation methods are suggested. 
At last simulation result is shown. 
1.2 Organization of This Thesis  
 
4
Chapter 5 describes a novel DC offset cancellation circuit for DCR. The 
proposed structure uses an I/Q tuning loop to remove DC offset. I/Q mismatch 
issue is discussed and the solution to suppress I/Q mismatch effects is adopted. A 
variable bandwidth technique is employed to accelerate the loop acquisition when 
the system is first time turned on. Moreover, a tuning scheme is adopted to 
efficiently suppress effects of I/Q mismatch. At last simulation results based on 
block level and circuit level is shown. 
Chapter 6 describes the experimental result to demonstrate the effectiveness of 





Chapter 2             
Literature Review 
2.1 Direct-conversion receivers 
Increased pressure for small form factor, low cost, reduced bill of materials 
and low power consumption in radio application have triggered the industry to 
resurrect the direct conversion transceiver radio architecture. Although 
direct-conversion receiver approaches have been studied for decades, only 
recently when the high-performance components are available, the 
direct-conversion architecture becomes practical for a wide range of wireless 
applications. 
2.1.1 Architecture of Direct-conversion receivers  
The direct-conversion receiver (DCR) architecture, as shown in Fig.2.1, can 
achieve similar performance to the superheterodyne ones, but with less complexity. 
In DCR, the received signals are amplified with a fixed-gain LNA after the first 
RF preselection filter. Subsequently, the RF signals are directly downconverted to 
2.1.1 Architecture of Direct-conversion receivers 
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in-phase (I) and quadrature (Q) baseband signals without an intervening IF stage. 
After the RF signals are demodulated to the baseband, individual channel 
selection is performed using a baseband channel-select filter. The baseband filter 
is more compact and less expensive than the superheterodyne receiver's IF 
channel-select filter. In addition, the baseband channel-select filter can be 
designed with variable bandwidth, facilitating multi-mode or multi-standard 
operations. 
 
Fig.2.1 Direct-conversion Principle and downconverted spectrum  
Although baseband channel-select filters offer a great deal of flexibility, the 
composite baseband signals contain all of the adjacent-channel blocking signals 
that are normally filtered before they reach the I/Q demodulator (see Fig.2.1). As a 
result, the direct-conversion-receiver's I/Q demodulator must provide a dynamic 
2.1.2 Merits of DCRs 
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range as wide as 80 dB. 
2.1.2 Merits and design issues of DCRs 
Direct conversion has several advantages over super-heterodyne receivers. A 
DCR simplifies the frequency planning and eliminates the IF surface acoustic 
wave (SAW) filter required in super-heterodyne receivers. As a result, only a 
single local oscillator (LO) signal is required, and the image issue is also 
eliminated. Thus, the part count in DCR is reduced, leading to lower cost and 
smaller size. Additionally, higher levels of RFIC integration is possible. This 
becomes increasingly important as the complexity of the handset radio is loaded 
with the additional features, such as GPS, Bluetooth, WLAN, and multistandard 
support (such as various combinations of CDMA, WCDMA, GSM, and so forth) 
[3]. 
However, direct translation of the spectrum to zero IF frequency also entails a 
number of issues that do not exist or are not as serious in a heterodyne receiver. 
The main issues that need to be dealt with in DCR design are DC offset, I/Q 
Mismatch, Even-order Distortion, Flicker noise and LO-leakage. Among them, the 
DC offset is the most severe problem. 
 
2.2 dB-linear VGA 
Variable Gain Amplifier (VGA) is very important in wireless communication 
systems. This is because all wireless communication systems have an 
2.2 dB-Linear VGA 
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unpredictable received power and an automatic gain control (AGC) loop is needed. 
A VGA is typically used in a feedback loop to realize the AGC circuit to buffer 
receiver electronics from the change in input signal strength by producing a 
known output voltage magnitude [4]. In an AGC loop, an exponential gain control 
characteristic, or called dB linearity, may be required to maintain the settling time 
independent of the input signal levels and achieve a large dynamic control range 
[5]. 
A lot of work has been done on dB-linear VGA. Generally, there are tow types 
of dB-linear VGA. One is a VGA who has the inherent dB-linear gain 
characteristic. The other is a linear VGA whose gain is controlled by an 
exponential voltage or current. 
Many inherent dB-linear VGAs are implemented based on bipolar technology 
because of its exponential characteristic between the current and voltage. In 
CMOS technology, the implementation is not straightforward because of its 
square-law characteristic in strong inversion. Several inherent dB-linear VGAs 
realized in CMOS have been reported[6, 7, 8, 9, 10, 11, 12, 13]. These circuits 
compose a special structure to make the current or voltage relationship 
approximate the exponential characteristic. Therefore, it is difficult to achieve 
small approximation error and the large dynamic range of the gain. 
A dB-linear VGA can also be implemented by a linear VGA with an 
exponential gain control characteristic. Because of the needs for wide dynamic 
range, precise gain control, low noise figure and good linearity, the design of such 
2.2.1 Linear VGA 
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a VGA is a demanding task. 
2.2.1 Linear VGA 
There are two possible ways to build a VGA. One is a fixed gain amplifier 
follows a programmable attenuator, the other is the cascade of variable 
transconductors. 
In [10, 14, 15], VGA circuits implemented by the first method are reported. 
This approach has the advantage that the amplifier may be optimized for high gain 
and low noise figure, and the attenuator yields an arbitrarily wide range simply by 
adding more stages to the ladder. However, this method has its drawbacks. Firstly, 
it enforces a fundamental relationship between overall gain, noise figure, and 
output distortion. Over most of the gain range, the VGA noise figure tracks the 
attenuator loss. Secondly, as the attenuator is assumed perfectly linear, the fixed 
amplifier determines intermodulation distortion. Therefore, whatever the VGA 
gain setting, the amplifier input is always at the same level, and the output IM3 is 
constant. Both these properties are unfavorable [16]. Thirdly, if an amplifier is 
composed of a variable attenuator and a small-signal amplifier block, the insertion 
loss of the attenuator in front of the amplifier block directly degrades the noise 
figure of the amplifier. This results in a reduction of dynamic range because of the 
increase of the noise at the low signal-level end [17]. 
A second way to build VGA is with a cascade of variable transconductors. 
VGA circuits implemented by this method can overcome problems discussed 
2.2.1 Linear VGA 
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above. In CMOS technology, basically there are four methods to control the gain 
of a VGA, namely, (1) by varying the tranconductance of a MOS device operated 
in the saturation region, (2) by varying the load resistance, (3) by varying the 
source degeneration resistance which is often implemented by a MOS device 
operated in the linear region and (4) a multiplier-like topology.  
The first method entails varying the bias current of the MOS device [11, 18, 
19]. Since the transconductance of a MOS device varies as the squared root of the 
bias current, the bias current has to be varied as a square function of the gain 
variability desired. This entails a lot of power dissipation to obtain gain variation 
[20]. 
The gain of the VGA can also changed by adjusting load [21, 22]. Since the 
load normally determines the dynamic range of the amplifier, this method can not 
provide large gain variable range. Continuous control in gain variation is also 
difficult to achieve. 
Gilbert cell is widely used in multiplier-like topology to realize a VGA [23, 24, 
25]. Although gm of a single short-channel MOSFET depends only weakly on 
current, the net transconductance of a Gilbert topology may be swept from zero to 
a maximum value. Thus it is well suited to provide large gain to small input 
signals, and it may be designed for low noise.  
2.2.2 Pseudo-exponential circuit 
 
11
Variable source degeneration is also commonly used for varying the gain of 
the VGA. This does not have the drawbacks of varying bias current or load 
resistance. Since the source degeneration does not consume any additional current, 
no change in the bias current is necessary to achieve the gain variation[20]. 
Besides the low power dissipation, a differential pair degenerated by a MOSFET 
resistor has the advantage of good linearity. 
2.2.2 Pseudo-exponential circuit 
In order to implement dB-linear characteristic, a pseudo-exponential voltage 
circuit is needed to control the gain of the linear VGA. It is a simple way to use 
digital signal processor (DSP) to generate exponential voltage. High dynamic 
range and small error can be expected [26, 27]. However, the use of a DSP implies 
that the generated exponential is not continuous [28]. In most applications, 
continuous exponential voltage is needed. Thus, it gains attention to generat 
exponential by analog methods.  
Traditionally, the exponential input circuit is implemented in bipolar 
technology due to the exponential characteristics [29]. However, bipolar 
technology are not compatible for monolithic CMOS-based analog and 
mixed-signal circuits. On the other hand, BiCMOS technology may not be cost 
effective [30]. 
Although MOS transistors in weak inversion exhibit exponential I-V 
characteristics [31, 32], their performance is poor in terms of speed and bandwidth 
2.2.2 Pseudo-exponential circuit 
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[30]. Thus it is only limited to low frequency applications.  In strong inversion, 
due to its inherent square-law or linear characteristics, some approximation has to 
be employed to realize exponential voltage or current in CMOS.   
Generally, two methods are widely employed to approximate an exponential 






+ ≈  −                               (2.1) 
An implementation based on (2.1) with 1
2
n =  was reported in [33]. The 
approximation approach used in this implementation has two drawbacks. Since 
the current control of transconductance is used, the gain is limited by the 
square-root nature of the device to a fairly small range. Also, the signal path 
linearity is not very good unless large gsV  voltage are used. Other 
implementations based on the approximation in (2.1) with n=1 were reported in 
[34, 35, 36]. The approximation error is within 5% when 0.32x < . The 
approximation errors of this pseudo-exponential function to the ideal one will be 
reduced as n goes up. With n=2, equation (2.1) holds valid for 0.24 0.24x− < ≤  
with a 2% error [37, 38, 39]. Typically, the “pseudo-exponential” approximation is 
of particular interest since it provides large dB-linear range (about 15 dB with the 
error <± 0.5dB. However, it is difficult to implement due to the requirement of the 
division function, i.e., (1+x)/(1-x) [30]. 
Taylor’s series given in (2.2) is an alternative method to approximate the 
exponential function [31, 40, 41, 42],  
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Since MOS transistors have square law characteristic in saturation region, the 
Taylor approximation, which follows a squaring function and comprises only 
additive functions, is easily implemented [16].  
Mathematically, the exponential function can be approached with small 
deviation by high order Taylor's series. The major deviation of exponential 
function results from the ignored high-order terms in the Taylor's series, the 
absolute range of x and the coefficient "a". Obviously, if 1a ≥  and 1x ≥ , 
exponential function can not be implemented by only the low-order polynomial.  
It can be shown that the truncation error of the Taylor’s series can be less than 5% 
if 0.575 0.815x− ≤ ≤  is satisfied [43]. Obviously, Taylor’s series approximation 
has a larger input dynamic range than the pseudo-exponential method for the same 
approximation error.  
A CMOS exponential current-to-voltage circuit based on another  
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.                        (2.3) 
For k = 1, the numerator and denominator in (2.3) are same as the Taylor’s 
series approximation. However, for the k slightly less than unity, the dB-linear 
range of (2.3) is extended drastically.  
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Some other approximation methods given in (2.4) to (2.6) was reportee in 
[35], 












  +  = ≈  −−  
                           (2.5) 
( )





  +  = ≈  −−  
                         (2.6) 
(2.4)-(2.6) are not widely employed in the implementation of exponential 
function because special circuit structure is needed to make the coefficients match 
the equation. 
 
2.3 DC offset cancellation 
2.3.1 Degeneration and impact of DC offset 
It will be helpful to understand the origin and the impact of the offsets. The dc 
offset from a mixer consists of a constant and time-varying components.  
The constant DC-offset can be attributed to the mismatch between the mixer 
components in the analog circuit. This type of DC offset is inherent to the circuit 
2.3.1 Degeneration and impact of DC offset 
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and does not vary with time.  Good design and layout can reduce the leakage and 
imbalances that cause this DC-offset [47].  
Time-varying DC-offset is more harmful, it is generated by self-mixing, 
includes self-mixing of LO and self-mixing of the RF signal.  
First, self-mixing of LO is caused by local oscillator leakage back into the 
antenna port of the terminal or by circuit imbalances [48]. Because this type of 
DC-offset only varies slowly, it is often considered fixed over the packet duration. 
However, the problem of this type of DC-offset may be exacerbated if the 
DC-offset is time-varying. This occurs when the LO signal leaks to the antenna 
and is radiated and subsequently reflected from moving objects back to the 
receiver. For example, when a car moves at a high speed, the reflections may 
change rapidly. 
Second, self-mixing of RF signal is caused by signal leakage from the radio 
frequency (RF) input to the local oscillator port or by circuit imbalance combined 
with nonlinearity within the mixer. This is illustrated in Fig. 2.2. The isolation 
between the LO port and the inputs of the mixer and the LNA is not perfect, i.e., a 
finite amount of feedthrough exists from LNA or mixer input to LO port. This 
effect arises from capacitive and substrate coupling. If the LO signal is provided 
externally, this could happen through bond wire coupling. The leakage signal 
appearing at the inputs of the mixer is now mixed with itself, thus producing a dc 
component at point C. This phenomenon is called “self-mixing.” The input RF 
signal to mix with itself creates a distortion signal whose amplitude is proportional 
2.3.1 Degeneration and impact of DC offset 
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Fig.2.2 Mechanism of DC offset generation 
Performance of the receiver can be severely degraded by DC-offset. First, the 
DC-offset may appear at the center of the desired signal down-converted to the 
baseband stage and distort the signal [46]. The DC-offset may dominate the signal 
strength by as much as 50 -100 times in amplitude and substantially degrades the 
bit error probability [50]. Moreover, in direct conversion receivers, the mixer is 
immediately followed by a chain of high-gain directly coupled amplifiers that 
further amplify the dc offset and saturate the following stages. Consequently, 
sensitivity of the receiver can be directly limited by the dc-offset component of the 
mixer output [48]. Therefore, the offset must be removed in analog domain before 
sampling. Otherwise, it will saturate the baseband amplifiers, and results in a 
potentially devastating nonlinear signal distortion [50].  
 
2.3.2 DC cancellation review 
Several techniques have been proposed to suppress DC offset. These include 1) 
2.3.2 DC cancellation review 
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AC coupling, 2) Digital signal processing (DSP), 3) DC offset subtraction, 4) 
Auto-zero, 5) even harmonic mixing, and 6) use of feedback configuration. 
The AC coupling uses the coupling capacitor to block the DC offset[51, 52]. 
Fig.2.3 shows an example of capacitor isolation. It is an easy way to remove DC 
offset. However, this method requires large capacitor values that are not realizable 
on-chip [53]. Another drawback of AC coupling is that it can not be used for more 
spectrally efficient modulation schemes such as QAM, where the baseband signal 
spectrum has significant energy at low frequency [54]. In addition, AC coupling 





Fig.2.3 AC coupling for DC-cancellation 
The second common approach to remove the DC offsets is to use DSP, where 
a digital cancellation algorithm is employed on the sampled signal before the 
decision device[55, 56]. In this approach the offset is detected and removed 
digitally by time-averaging or by using more complex methods such as 
differentiating the received signal. However, digital cancellation requires the 
analog baseband stages following the mixer to have sufficient spurious-free 
dynamic range (SFDR) in order to accommodate the large DC offset. It also 
requires analog-to-digital converter that consume a considerable amount of power.  
In the DC offset subtraction approach, the offset is temporarily stored and 
2.3.2 DC cancellation review 
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subsequently subtracted from the baseband path [57]. This is illustrated in Fig.2.4. 





Fig.2.4 Feedback DAC system 
The Auto-zero technique uses idle time between data bursts to measure the 
unloaded receiver intrinsic DC offset [58, 59]. In time-division multiple access 
(TDMA), each mobile periodically enters an idle mode so as to allow other users 
to communicate with the base station. This idle time can be used to measure the 
offset and subtract the value during the reception of the next burst. This approach 
only works if the offset can be assumed constant during the reception of at least 
two bursts (the burst used to measure plus the consecutive reception burst). For 
GSM, the time-variance of the offset due to fading is up to around 200Hz and can 
therefore be neglected due to the short burst time of 577ps. But there could be a 
potential problem for two unsynchronized TDMA. If the burst of an alien system 
stars during the reception, this could cause an abrupt change in DC offset due to 
interferer self-mixing. Therefore measuring the offset during idle time may not be 
accurate [57].  
Another way to avoid low frequency noise being appended to the baseband 
signal is the use of the sub-harmonic mixers to increase isolation between RF and 
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LO signal [60, 61]. By choosing an even-order sub-harmonic mixer topology, an 
out-of-band LO can be used in place of the in-band counterpart to alleviate LO 
radiation and, consequently, reduce the time-varying component of the dc offset. 
Even-harmonic (EH) mixing using an antiparallel diode pair (APDP) has been 
introduced in previous works as a good candidate for such mixer topology [52, 
62]. 
The last method of DC cancellation is to use the dc-coupled stage with a 
feedback configuration as depicted in Fig.2.6(a), [63, 64]. The dc extractor block 
proportionally converts the output offset voltage into the respective offset current 
fed into the MOS capacitor through a gm block. The parallel resistor represents the 
finite output resistance in the gm block. The integrated error voltage is subtracted 
from the input signal in the summer, which is embodied with an additional input 
pair in the PGA. The frequency response of dc-offset cancellation scheme is 
shown in Fig.2.6(b). This scheme is effective in that it does not incur any in-band 
loss and it is able to use the MOS capacitor which is several times smaller area 
than the floating counterpart. Varying the values of the resistor or MOS capacitor 
can easily alter the corner frequency of the high pass filter characteristics, and 
affect SNR performance and settling time. 
 











Chapter 3              
Receiver System Configuration 
The architecture of the direct-conversion receiver is depicted in Fig.3.1. The 
input signal from the antenna is amplified by a LNA; then the desired signal is 
directly translated to the base-band by a mixer and is further amplified by VGA; 
the low-pass filter is employed to suppress nearby interferers. Analog-to-digital 
(A/D) converter is used to allow digital signal processing (DSP) circuits to 
perform demodulation and other ancillary functions. I and Q branches are 
employed because for most phase and frequency modulation schemes DCR must 



















Chapter 3 Receiver System Configuration 
 
23
For WCDMA applications, receiver sensitivity is typically around –80 dBm 
and signal bandwidth is 5 MHz (double sided). As a result, the microvolt input 
signal from the antenna needs to be amplified around 100 dB to a level that can be 
digitized by a low cost, low power ADC. Of this gain, typically 25 to 30 dB is 
contributed by the LNA/mixer combination, and LPF may provide a gain of about 
10 dB. Thus the VGA may need to provide the remaining gain of 60 dB. On the 
other side, the typical value of the DC offset appearing at the output of the mixer 
is on the order of 10 mV [65]. Thus, if it is directly amplified by such a high gain 
as 60dB provided by the VGA, the offset voltage will saturate the following 
circuits, thereby prohibiting the amplification of the desired signal [65]. To avoid 
the DC offset corrupting the demodulation of the desired signal, it is desirable to 
restrict DC offset at the output of VGA to less than several millivolts. 
The architecture of the proposed VGA circuit is embedded in Fig.3.1. In each 
branch, three stages of proposed VGA are cascaded to provide 60 dB variable gain. 
A buffer is employed after each VGA stage. The buffer provides 0 dB gain, 
namely, it is not employed for signal amplifying but is involved in the DC offset 
tuning loop. Thus, signal amplifying and DC offset cancellation are separated. In 
each stage, one tuning loop is used in common by I and Q branches. The tuning 
loop uses feedback structure for DC offset detection and forming of tuning current, 
while employs feedforward canceling of DC offset. By this tuning scheme, quick 
tracking can be achieved. 
The highest and lowest signal level from the mixer is -63dBV and -3dBV 
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espectively. To ensure that the output signal can drive the following ADC, the 
output level of VGA should be -3 dBV. Other specifications for the VGA proposed 
in this paper are listed in Table 1. With some minor modification, the proposed 
VGA can be used for several applications in wireless communications,  such as 
Wireless LAN, WCDMA etc. 
This thesis focuses on the VGA circuit. A CMOS dB-linear VGA which meets 
these specifications is illustrated. A novel exponential circuit is proposed to obtain 
the dB-linear control characteristics. The non-ideal effects on dB linearity are 
analyzed and the corresponding compensation methods are suggested to obtain 
good dB linearity. 
 
 
Table 1 Specifications of proposed VGA 
Input Level  (dBV) Output Level (dBV) 
High Gain Mode Low Gain Mode High Gain Mode Low Gain Mode 
-63 -3 -3 -3 
Other Figures 
noise Figure (dB) IIP3 (dBm) IIP2 (dBm) -3 dB Bandwidth (MHz)
10 10 40 2.5 





Chapter 4                 
A novel CMOS dB-Linear VGA 
4.1 Differential linear variable gain amplifier 
The proposed VGA is implemented using source-degeneration method to 
realize variable gain. Three identical VGA stages are cascaded to provide an 
overall gain of 60 dB. A pseudo-exponential voltage circuit is used to 
simultaneously control the gain of three VGA stages. 
A single stage of the differential linear VGA is shown in Fig.4.1. M3 and M4 
form the linear transconductance pair. M5 and M6 act as the active load to provide 
high gain. M7 and M8 are used to improve the linearity [66]. The common-mode 
feedback circuit consists of R1, R2 and M10-M13. The gain of the VGA can be 
adjusted continuously over a large range (~20dB) through the source degeneration 
transistor M14. The gain of the VGA can be expressed as: 




= − +                        (4.1) 
4.1 Differential Linear Variable Gain Amplifier 
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where mg , sG  and dR  represent the transconductance of the input transistor, 
the conductance of source degeneration transistor, and the load resistance, 
respectively. The conductance of the source degeneration transistor can be 
expressed as: 
                   ( )s n ox gs thWG C V VLµ  = −                 (4.2) 








n ox gs th d
gA G R
g G




 ≈ − −  
             (4.3) 
Therefore, vA  is a linear function of 14gsV , and the gain of the VGA can be 






Fig.4.1 One stage of the differential linear VGA 
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4.2 Exponential function generation circuit  
The Taylor’s series expansion of a general exponential function can be 
expressed as 
      
2 31 1 11
2! 3! !
b nx
a b b b be x x x x
a a a n a
     = + + + + +          L L .          (4.4) 
where a and b are two constants. If 1bx a << , the higher order terms are 




a b be x x
a a
 ≈ + +                         (4.5) 
Multiplying 22a  at both sides of (4.5), we can arrive at 
              2 2 22 ( )
xb
aa e a a bx≈ + +                          (4.6) 
From the analysis of Taylor’s series approximation to exponential function in 
Chapter 2, a large range of x  in (4.6) can be attained if the constant a  and b  
are carefully chosen to ensure 0.575 0.815bx a− < < . Changing circuit 
coefficients, such as transistor size or transconductance, can easily change a and b. 
Thus large dynamic range of x can be achieved. The approximation error is less 
than 5% if 0.575 0.815bx a− < <  is met. Based on (4.6), a wide-range 
exponential voltage generation circuit is proposed and shown in Fig.4.2. It 
includes three building blocks, namely, a linear V-I converter [67], a constant 
4.2 Exponential Function Generation Circuit 
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current source and a current square circuit (CSC) [68].  
The output current of the CSC can be written as [68]:  










= +                            (4.7) 
The output current of the V-I converter can be expressed by 2 cVI b inI g V= , 
where bg is the equivalent transconductance of the V-I converter. By adding a 
constant current 04CSI I=  to VII  and assuming that the input current of CSC, 
in VI CSI I I= + , as shown in Fig.4.2, the output current of CSC can be rewritten as 
        
( )
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I I g V
I
+= +
 = + +  
                (4.8) 
By properly sizing the transistors, 00.575 2 4 0.815
c
b ing V I− < <  can be 
ensured for the entire operation range of cinV . Using this condition and (4.6), (4.8) 
can be rewritten as: 
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 ≈   
   
                    (4.9) 
Thus an approximately exponential current is realized. Furthermore, the 
exponential control voltage ctrlV  can be easily generated by passing the CSC 
output current through a resistor eR , i.e., 
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 =   
                      (4.10) 
This voltage is used to control the gain of the linear VGA in Fig.4.1 and hence 







Fig.4.2 Pseudo-exponential voltage circuit 
 
4.3 dB linearity compensation 
Ideally, a linear VGA whose gain is controlled by an exponential function 
voltage would exhibit good dB linearity. However, in practice, it is affected by 
two factors:  (i) the nonzero source voltage and the threshold voltage of the 
degeneration transistor M14 and (ii) the increase of Gs with cinV .  
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4.3.1 Compensation for nonzero source voltage and the threshold 
voltage of the degeneration transistor 
Firstly, considering the effect of gate-source voltage and the threshold voltage 
of M14, and since the gate voltage of M14 comes from the control voltage ctrlV , 




       .
v n ox g s th d
ctrl st d
WA C V V V R
L
K V V R
µ  = − − −  
= − −
                   (4.11) 
where st s thV V V= +  and ( )n oxK C W Lµ= . Substituting ctrlV  into (4.11), vA  






v d e in st
gA KR R I V V
I
  = − −     
                (4.12) 
Taking logarithm of both sides, it yields  
0
0




v d e st
g VA KR R I V
I
  = + −     
          (4.13) 
Obviously, since stV  is not zero, the gain of the VGA will not be dB-linearly 
proportional to cinV . In a certain technology, stV  can be roughly estimated and for 
the nonlinearity compensation. To compensate the nonlinearity caused by the 
gate-source voltage and the threshold voltage of M14, a fixed current 
1CM st eI V R=  is added to outI  and the control voltage becomes 
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         ( )' 1Ctrl out CM e Ctrl stV I I R V V= + = + .                      (4.14) 
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  = +      
= +
               (4.15) 
The effect of stV  is removed. 
4.4 Simulation results for dB-linear VGA 
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4.3.2 Compensation for the increased transconductance  
Secondly, the gain linearity of the VGA is also affected by the dependence of 
sG  on 
c
inV . To elaborate this, assuming the nonlinearity caused by stV  has been 







gG KR I V
I
 =   
.                      (4.16) 
With (4.16), the gain of the VGA can be expressed as: 


















g Vg KR I
I
   = −  +   
 .                 (4.17) 
When taking logarithm of both sides, (4.17) becomes 
 0 0
0 0
20 log 20log 4 10 20log 4 exp
2
c c
b in b in
v e d m m
g V g VA I KR R g g K I
I I
    = + − +         
. 
(4.18) 
Similar to (4.13), the third term in (4.18) deteriorates the dB linearity. This 
effect becomes more severe when the input control voltage cinV  is high because in 
this case, the third term becomes larger. To compensate this effect, the rate of the 
gain variation versus the control voltage ctrlV  when 
c
inV  is high may be 
purposely made faster than that defined by the exponential function. This is 
essentially a pre-distortion technique that, to some extent, compensates the 
nonlinearity introduced by the third term in (4.18). One of possible 
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implementations of this pre-distortion is to make 4CS oI I> . It can be proved that 
with such an implementation, the output voltage of the exponential circuit, ctrlV , 
increases with a faster rate than the ideal exponential one when cinV  is high. 
Therefore, the entire circuit including the pseudo-exponential voltage circuit 










Fig.4.3 Pseudo-exponential voltage circuit with compensation techniques 
 
4.4 Simulation results for dB-linear VGA 
This dB-linear VGA is designed in 0.35-µm CMOS technology and simulated 
with Cadence 4.4.6, HSPICE 2002.2. Fig.4.4 shows the simulation result for the 
exponential circuit with the pre-distortion technique when 1CMI  is set to zero. It 
can be seen that at high input control voltage ( cinV ), CtrlV  increases faster than the 
ideal dB-linear rate. As described in the previous section, this can be used to 
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compensate the effect of the increased sG on the overall gain linearity.   
Fig.4.5 shows the results of the dB-linear VGA. For the uncompensated VGA 
(linear VGA + exponential function circuit without dB-linearity compensation), it 
shows a log-like gain variation with the input control voltage. However, for the 
compensated VGA (linear VGA + exponential function circuit with dB-linearity 
compensation), the dB-linearity has been greatly improved and is close to the 

































Ideal exponential function 
4.4 Simulation results for dB-linear VGA 
 
35


















VGA Compensated  
Idea             
 






Chapter 5                         
A novel DC Offset Cancellation Circuit
The DC offset tuning circuit, shown in Fig.5.1, consists of a buffer and tuning 
loop. The DC offset sensing and cancellation are performed at the same node, that 
is, the output of the buffer. The tuning process will be described in details in the 
following sections.  
  
Fig.5.1 DC offset cancellation Circuit   
 
5.1 Buffer in the tuning circuit 
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5.1 Buffer in the tuning circuit 
The schematic of the buffer is shown in Fig.5.2. It is a linearized 
transconductance providing unity gain. R3 is used to improve linearity and adjust 
the gain of the buffer. The DC offset tuning is performed in current domain 
through the feedback tuning current and R1 and R2. Referring to Fig.5.2, the 
tuning loop senses the DC offset at the nodes Vout- and Vout+ and neutralize it at the 
same nodes in the form of feedback tuning current. The DC offset cancellation 
process is also shown in Fig.5.3.  
 
Fig.5.2 The unity gain buffer 






Fig.5.3 DC offset cancellation process in the buffer 
 
 
5.2 Tuning loop configuration 
The proposed DC offset loop is shown in Fig.5.4. It is based on a feedback 
structure that is similar to the phase-lock loop. A multiplier is used to sense the 
DC offset embodied in the incoming signals from I and Q path. A Low Pass Filter 
(LPF) is employed to suppress the residual AC component in the multiplier output 
and leaves mainly the DC offset. This detected DC offset is then fed to the 
respective integrator in the I and Q path. The integrator further removes the AC 
components in the detected signal and accumulates the DC component to provide 
a DC offset tuning voltage. The tuning voltage is converted to a tuning current 
fI  ( fII  or fQI ) by a V-I converter. The tuning current  from the V-I converter 
is fed back to the buffer and cancels the DC offset. A polarity detection branch, 
including another LPF and a comparator, is employed in each path to determine 
the sign of the DC offset so as to switch to tuning signal to the correct branch and 
ensure a negaive feedback. 



















Fig.5.5 DC offset behavior in the DC offset cancellation circuit 




Let the DC offset of I and Q path be dcIV  and dcQV , and the input signal of I 
and Q path are inIV  and inQV , respectively, the output of the multiplier, mV   
( ) ( )
( )     
.
m m dcI inI dcQ inQ
m dcI dcQ inI dcQ inQ dcI inI inQ
V k V V V V
k V V V V V V V V
U Z
= × + × +
 = × × + × + × + × 
= +
         (5.1) 
Where mk  denotes the scale factor of the multiplier, and 
m dcI dcQU k V V= × ×                                        (5.2) 
( )m inI dcQ inQ dcI inI inQZ k V V V V V V= × × + × + ×                    (5.3) 
U  is a DC signal and Z  is a signal including only AC components. The 
high frequency components of Z  will be suppressed by the LPF, and further 
removed by the integrator. U is integrated to generate the DC offset tuning signal. 
After the integration, signal and DC offset becomes 
inte mV V dt= ∫                             (5.4) 
Generally, signals of I and Q path are zero mean and independent. If tuning 
time is long enough, we arrive at 
0inIV dt =∫                               (5.5) 
0inQV dt =∫                               (5.6) 
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( ) 0inI inQV V dt× =∫                         (5.7) 
Thus inteV  is 
  ( ) ( )
( ) ( )
inte
m dcI dcQ m inI dcQ inQ dcI inI inQ
m dcI dcQ m dcQ inI m dcI inQ m inI inQ
V Udt Zdt
k V V dt k V V V V V V dt
k V V dt k V V dt k V V dt k V V dt
= +
= × + × + × + ×
= × + + + ×
∫ ∫
∫ ∫
∫ ∫ ∫ ∫
   
                                                         (5.8) 
From (5.5)-(5.7), we can arrive at 
( )inte m dcI dcQV k V V dt= ×∫                      (5.9) 
As a result, even some low frequency components of Z  that are not removed 
by the LPF, will be removed by the integrator. Therefore, requirement of LPF is 
greatly softened. 
   
 
5.3 DC offset detection issues 
The proposed DC offset detection scheme using a multiplier and an LPF has 
some merits, but it may have some potential problems under certain 
circumstances. 
First, positive feedback may occur due to the unrecognizable polarity of the 
DC offset. To ensure negative feedback of the tuning loop, the following 
5.3.2 Potential Problems and Solutions 
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inequalities should be satisfied 
0dcI fIV I× <                              (5.10) 
and 
0dcQ fQV I× <                             (5.11) 
But since the source of the feedback signal U  is the product of dcIV  and 
dcQV , in some cases, (5.10)-(5.11) may not stand. For example, when both dcIV  
and dcQV  change their polarity concurrently, U  keeps its polarity unchanged. In 
this case, 0dcI fIV I× >  and positive feedback occurs. Hence polarity detection 
branches are needed to maintain a negative feedback loop. 
The interaction among the polarity related quantities is listed in Table I. The 
values of ( )sign •  represent positive (1) or negative (0) polarity respectively. 
The values of PI (PQ) represent that the tuning voltage of I (Q) path is subtracted 
from (1) or added to the signal. 
Table 2 Decision for tuning direction 
( )dcIsign V  ( )dcQsign V ( )sign U PI PQ 
0 0 1 0 0 
0 1 0 1 0 
1 0 0 0 1 
1 1 1 1 1 
 
From Table 2, it can be deduced that PI ( ) ( )dcIsign V sign U= ⊕ and   
PQ ( ) ( )dcQsign V sign U= ⊕ . After simplification, we can arrive, PI ( )dcQsign V=  
and PQ ( )dcIsign V= . This implies that the polarity control signal of the 
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transmission gate in I (Q) path comes from the output of comparator in Q (I) path. 
Based on the above analysis, the polarity decision branch is implemented by 
an LPFP, a comparator, and transmission gates, as shown in Fig.5.6. The LPFP is 
to obtain the desired DC component, 1IV  and 1QV , so that the comparator can 
decide the polarity of the DC offset. Control signals of transmission gates are 
cross connected, that is, the output of comparator in I path controls the 
transmission gates in the Q path, and vice versa. 
( )IV t 1 ( )IV t
)(1 tVQ)(tVQ
 
Fig.5.6 Polarity Decision Branch 
 
Secondly, insufficient phase margin may occur and cause instability. As 
mentioned above, U  becomes an extremely large value as DC offset increases. 
This may cause such a high open loop gain and insufficient phase margin. To 
ensure the loop stability, a limiter is employed after the multiplier. The output of 
the limiter is constrained within a moderate range, so is the loop gain. If the loop 
works properly in its most hostile situation, the highest open loop gain mode, it 
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will also work stably in a lower gain mode which has larger phase margin. 
5.4 I/Q Mismatch Issues 
I/Q mismatch is unavoidable in a fabricated chip, and it will affect the tuning 
result. When mismatch exists, either dcIV  or dcQV  will be tuned to zero firstly. If 
anyone of dcIV  and dcQV  is zero, the integrator input, U, becomes zero. In this 
case, the tuning ceases even though DC offset still exists in the other path. 
Combination tuning scheme is used to solve this problem. The modified scheme is 
to use a summation block to use the combination of the output of the multiplier 
mV , DC offset of I path 1IV , and DC offset of Q path 1QV , as the input to the 
integrator, which can be written as 
2 1 1 1 1
2 1 1 1 1
sum m I I Q Q
m dcI dcQ I I Q Q
V k V k V k V
k k V V k V k V
= × + × + ×
= × × + × + ×
                (5.12) 
where 2k , 1Ik , 1Qk , denotes the weights of each component. Here 1IV  and 1QV  
come from the polarity decision branch, which need not be critical DC voltages 
because the AC components will be further removed by the integrator. 2k  is 
chosen to be much larger than 1Ik  and 1Qk  so that the new introduced items 
1 1I Ik V×  and 1 1Q Qk V×   will not affect the stability and the negative feedback of 
the tuning loop. In the modified scheme, sumV  will become zero if and only if 
both dcIV  and dcQV  are zero. If sumV  does become zero, subsequently, tuning 
loop will be locked. Therefore, according to (5.12), the tuning loop can cancel the 
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DC offset and suppress effects of I/Q mismatch due to DC offset simultaneously. 
Because the requirement for 1IV  and 1QV  to be DC voltage is not critical, the 
output of LPFP can be used as 1IV  and 1QV . 
The block diagram of the final tuning loop is shown in Fig.5.7. 
 






















     
Fig.5.7 Entire Diagram of the Tuning Loop 
 
5.5 Circuit Implementation 
5.5.1 Multiplier 
The DC offset tuning loop can be fully integrated without any external 
components. In the proposed implementation, the multiplier shown in Fig.5.8 is 
designed based on the one in [69]. The output can be written as: 
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( )( )( )2 2 1 2 1 2
1 2
32out b b a a in th in th in in
m in in
V R K R K V V V V V V
k V V
= − − −
=
           (5.13) 
where ( )12 n ox WK c Lµ=  is the transconductance parameter. In our design, all 
MOSFET’s Mai (Mbi) are identical with the same Ka (Kb). The values of the 
resistors Rai (Rbi), i=1-4, is Ra (Rb). Vth denotes the threshold voltage. Therefore, 
the scale factor mk  can be determined by the transistor size, the resistor value, 
and the common mode of the input signal [69]. To achieve high sensitivity, mk  




Fig.5.8 Schematic of the Multiplier 
5.5.2 Low Pass Filter 
The active gm-C low pass filter is shown in Fig.5.9. M5 and M6 form the linear 
transconductor with common mode feedback circuit consisting of M9-M13. M7 and 
M8 are the active loads with an equivalent resistance LR , which can be expressed 
as 1 bIλ . Here λ  is the channel length modulation coefficient and bI  is the 
bias current of the LPF. Therefore, with an on chip capacitor LC , the cutoff 
5.5.3 Integrator and V-I convertor 
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                                 (5.14) 
Our design shows that a low cutoff frequency of 10 kHz can be realized with 





Fig.5.9 Schematic of the LPF 
 
5.5.3 Integrator and V-I convertor 
The differential gm-C integrator is shown in Fig.5.10. The gm cell is formed 
by transistors M1–M20 [67], together with an on-chip capacitor intC . Similar 
circuit is used to implement the V-I convertor, shown in Fig.5.11. To 
accommodate the common mode output voltage from the Integrator, which can be 
as low as 0.5 V, PMOS transistors are used as the input stage. 











Fig.5.11 Schematic of the V-I converter 
 




The comparator for DC offset polarity decision is designed based on [70]. The 
schematic of this comparator is shown in Fig.5.12. M1-M6 form a high gain 










gA                  (5.15) 
Where gm1, gm3 and gm6 represent the transconductance of M1 (M2), M3 (M4) 
and M6 (M5) respectively. High gain can be achieved by choosing gm3 and gm6 





<                         (5.16) 
It is no longer high gain amplifier. M1-M6 work with M7-M11 to form the 
comparator.  
To get the inverted output, an inverter formed by M12 and M13 is used after the 
comparator. Because the delay introduced by the inverter is about tens 
nano-seconds, which is mush faster than the changes of DC offset, the inverter 













Fig.5.12 Schematic of Comparator 
 
5.5.5 Limiter and summation block 
Schematic of the limiter is shown in Fig.5.13. M3 and M4 is the differential 
pair. R2 and R3 are output resistance. R1 is used to improve linearity and adjust the 
gain of the limiter. R4 is employed to limit the highest voltage level of the output. 
The highest and lowest voltage level of the output can be determined by: 
bias 4vdd 2I RhighV = −                                (5.17) 
bias 4 bias 2vdd 2I R 2I RlowV = − −                        (5.18) 
Where Ibias is the bias current. Thus appropriate range of the limited level, and 
the common mode of the output can be decided by R2/R3, R4 and Ibias. 
Summation block is used to suppress I/Q mismatch. Schematic of the 
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summation block is shown in Fig.5.14. M3 & M4, M6 & M7 and M9 & M10 are 
three differential transconductance pairs that convert the input voltage to current. 
The currents are summed by R1 and R2. M3 & M4 and M6 & M7 have equal size 
and equal bias current, while the bias current of M9 and M10 is much higher. Refer 
to section 5.4 (5.13), by this bias current distribution, the weight of 1IV  and 1QV ,  
( 1Ik  and 1Qk ) in the summation is much less than dcI dcQV V×  and 1 1I Qk k= . 




Fig.5.13 Schematic of Limiter 
 




Fig.5.14 Schematic of the summation block 
 
5.6 Adaptive Bandwidth Varying 
Loop settling time is an important parameter. The settling time of the tuning 
loop is closely related to LPFω , the cutoff frequency of LPF. The larger the LPFω , 
the quicker the settling rate [71]. However, in the DC offset tuning loop for DCR 
architecture, LPFω  can not be too large because the frequency response of the 
close loop is a high pass filter characteristic, and an excessively large LPFω  will 
lead to corruption of desired signal. Therefore, there is a trade off between settling 
time and maintaining desired signal when choosing LPFω . 
To overcome this problem, a varying LPFω  loop is employed. Since in DCRs, 
the VGA needs some time to adjust its gain to an appropriate level. During this 
period, the performance of signal demodulation will be degraded. Hence, within 
this time period, large LPFω  can be used to accelerate the DC offset tuning. With 
DC offset being suppressed LPFω  is decreased adaptively. When the VGA has 
5. 6 Adaptive Bandwidth Varying 
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switched to the proper gain mode, LPFω  becomes small enough so that it 
removes only DC offset and will not affect the desired signal. LPFω  can be 
changed by adaptively adjusting the bias current applied to the LPF. Referring to 
Fig.5.15, when a step signal ( )cV u t  occurs at V2, and if the initial value of Vp is 
V0, Vp(t) can be represented as 
( ) ( )0 .t RCp c cV t V V e V−= − +                          (5.19) 
where Vc can be given once the receiver is power on. Accordingly, the drain 










n ox p th
p th






                 (5.20) 
where ( )n oxK C W Lµ= . I1 is mirrored to serve as the bias current of LPF, 
1b bI k I= , where bk  denotes the gain of the current mirror. Together with (5.20), 
the relationship of LPFω , and R and C can be expressed as 






















 = − − − −  
            (5.21) 
Generally, the initial value of V1 can be set to 0, eg. S1 is shut down during 
initial state, 0 0V = , and VC can be given as Vdd. Therefore, (5.21) can be written 








λ ηω −= ⋅ + .                  (5.22) 
With the appropriate value of R and C, the LPFω  can be increased during the 




Fig.5.15 Implementation of Bandwidth varying 
 
 
5.7 Large signal analysis (Transient Analysis) 
5.7.1 Large signal analysis derivation 
To find the large signal transient response of the tuning loop mathematically, 
we use differential equations to describe the tuning loop. 
The diagram of integrator and LPF is shown in Fig. 5.16. 
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(a) Diagram of Integrator                      (b) Diagram of LPF        















V dVY V C
R dt
= +                 (5.25) 
With the equations describing LPF and integrator, the tuning loop can be 
described by (5.26)-(5.30). Here, VinI (VinQ) and VI (VQ) are the input and output 
signal of I (Q) path. RI and RQ denotes the output resistor of buffer in I path and Q 
path respectively. C1I (C1Q), Y1I (Y1Q), and R1I (R1Q) denote the capacitance, the 
transconductance and the output resistance of the LPFP in I (Q) path. For Cint_I 
(Cint_Q), YVI_I (YVI_Q) and Yint_I (Yint_Q), the first subscript denotes the function block 
and the second one after the underline denotes it is in the I (Q) path. Other 
symbols have been defined before. 
( ) ( ) ( )




1 _ 1 1 _ 1 2 _            
I
I inI dcI I VI I
I
I I I Q I Q I l Q LPF
Y
V t V t V t R Y
C
k V t k V t k k sign V t V t dt
= + − ×
 + + ∫
   (5.26)                
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( ) ( ) ( )




1 _ 1 1 _ 1 2 _          
Q
Q inQ dcQ Q VI Q
Q
I Q I Q Q Q Q l I LPF
Y
V t V t V t R Y
C
k V t k V t k k sign V t V t dt
= + − ×
 + + ∫
    (5.27) 




( ) ( ) ( )I II I
I
V t dV tC Y V t
R dt




( ) ( )
( )Q QQ Q Q
Q
V t dV t
C Y V t
R dt
+ =                                    (5.29) 
( ) ( ) ( ) ( )1 1m LPF I Q LPF
LPF
V t dV t
k Y V t V t C
R dt
= +                         (5.30) 
(5.26) and (5.27) describe the signal path of the tuning loop of I and Q path. 
(5.28) and (5.290) describe the behavior of LPFP of I and Q path respectively. And 
(5.30) describes the behavior of the LPF after the multiplier.  
5.7.2 MATLAB simulation for large signal analysis 
Equation (5.26) to (5.30) is solved by MATLAB to describe the DC offset 
tuning behavior. Trapezoidal rule is used to obtain the numerical solution of the 
differential equations. Trapezoidal rule is a third order operator and can ensure 
that the approximation has sufficient accuracy. Fig.5.17 shows the MATLAB 
simulation results when I/Q mismatch exists. Fig.5.17 (a) and (b) is the result 
when combination tuning scheme is not employed. It can be seen that when I/Q 
mismatch exists, the DC offset can not be removed completely (Fig.6.1 (b)). 
While when combination scheme is employed, DC offset can be removed 
5. 7 .2 Matlab simulation for large signal analysis 
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Fig.5.17 MATLAB Simulation of DC offset tuning for combination tuning scheme to 
suppress I/Q mismatch effect 
 
Varying bandwidth loop and fixed bandwidth loop are simulated separately to 
investigate their effects on the settling time. The simulated results are shown in 
Fig.5.18. DC offset is introduced at n=100. In both case, the tuning loop can 
remove DC offset even when 10% I/Q mismatch is present. However the loop 
settles much faster when varying bandwidth technique is applied. The results also 
shows that this tuning loop can suppress the DC offset and I/Q mismatch due to 
DC offset simultaneously. 
 
(a) Combination scheme is not employed (b) Some DC offset is left after tuning 
(c) Combination scheme is employed (d) DC offset can be removed effectively 
DC offset is removed 
completely 









Fig.5.19 MATLAB Simulation of DC offset tuning for I, Q DC offset with different 
polarity 
DC offset of I and Q path with different polarity is presented in the simulation. 
The result is shown in Fig.5.19. It can be seen that the tuning process does not 
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affected by different polarity. This validates the cross connection scheme 
employed in the polarity decision. 
 
5.8 Small signal analysis (Steady state analysis) 
Although the DC offset tuning is applied to both I and Q path. For simplicity, 
only one loop (I or Q) is used for steady state analysis. The linearized feedback 





Fig.5.20 Linearized model of DC offset tuning loop 
 
The LPFP used in Fig.5.20 is used to generate V1I or V1Q which is a part of the 
summation block. 
Assuming that dcV  represents the DC offset introduced to the tuning loop and 









                            (5.31) 
where m Lg R  is the DC gain of the loop filter. Assuming the output of the LPF is 
not too large so that the limiter can be regarded as an amplifier. Similarly, using a 
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                       (5.32) 
When the loop is in the vicinity of the steady state, the DC offset has been tuned 
to be a constant value so as the gain of the multiplier. Based on these assumptions, 
the close loop transfer function of the loop can expressed as 
( ) ( ) ( )( ) ( ) ( )( )2 1 intef dc f m l P kV s V s V s k F s k k F s k s= − +            (5.33) 
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                 (5.34) 
Therefore, ( )e s  can be written as: 
( ) ( ) ( )







e s V s V s





                  (5.35) 
Substituting (5.28) and (5.29) into (5.32), yield 
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   (5.36)              
Where 1 m l inte m LA k k k g R= , 2 1inte mP LPA k k g R= , denotes the loop gain. A 
reasonable assumption is that ( )0dcV  is bounded by a finite value, thus 
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  + +    
      + + + + + +            
 
            (5.37) 
Typically the DC offset is a step signal, ( ) 1dcV s s= , then it can derived that 
( )lim 0
t
e t→∞ =                             (5.38) 












5.9 Simulation Results  
Extensive simulation of DC offset tuning at circuit level has been done with 
Cadence 4.4.6, HSPICE 2002.2. The result in a typical case is shown in Fig.5.21. 
VGA is set to the highest gain of 20 dB and DC offset is set to 10 mV. The DC 
offset is introduced at the time: t=10 µs. It takes 20 µs to reduce the DC offset less 
than 5mV. Without DC offset cancellation, the DC offset is directly amplified by 
the 20dB gain, and appear at the output as 100 mV DC offset.  
Fig.5.22 shows the simulation results with 10% I/Q mismatch. Other 
simulation set up is the same as in Fig.5.21. The result shows that DC offset can 
be effectively suppressed under 3 mV. Furthermore, settling time is reduced to 12 
µs. 
The effect of varying bandwidth tuning is shown in Fig.5.23 and Fig.5.24. 
Fig.5.23 shows the output signal. The DC offset tuning process is shown in 
Fig.5.24. DC offset is introduced at the time: t=4 µs. The settling time is further 
reduced to 7 µs for the tuning loop to suppress the differential DC offset to less 
than 3mV.  
 
 




Fig.5.21 Cadence Simulation Results for DC offset tuning circuit 
 
 
Fig.5.22 Cadence Simulation Results for DC offset tuning circuit under I/Q mismatch 




Fig.5.23 Cadence Simulation Results for Varying bandwidth DC offset tuning circuit 
under I/Q mismatch 
 
 
Fig.5.24 Tuning process of the DC offset with varying bandwidth under I/Q mismatch
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Chapter 6              
Measurement Results 
The VGA chip has been fabricated using CMOS 0.35 µm technology. The 
layout and the die photo of the VGA chip is given in Appendix A and B 
respectively. The whole chip area is 1.5×1.8 mm2, including three stages of VGA 
and DC offset tuning circuit, an exponential function circuit and the PTAT to 
provide reference current and voltage. The maximum capacitor used in this chip is 
3 pf, which is small enough to be fully integrated. 
The frequency response of the VGA is shown in Fig.6.1, which shows that the 
VGA exhibits a band-pass characteristic. Three different gain settings are used, 
namely, 20dB (Curve 1), 10dB (Curve 2) and 3dB (Curve 3). The high corner 
frequency is 2.87 MHz, determined by the VGA bandwidth, while the low corner 
frequency is 65 KHz, introduced by the DC offset cancellation circuit. If using AC 
coupling to realize such a low corner frequency, and assuming that the equivalent 
resistance is as large as 50 KΩ, it still need a large capacitance of 50 pf, which is 
too large to be implemented on chip.  
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The bandwidth of the VGA is larger than specification (2.5 MHz) and the low 
corner frequency is very low so that its effect on the desired signal is little. The 
gain of the VGA can be varied continuously from -1 dB to +20.13 dB.   
Due to the limitation of the test instrument, the frequency response at DC can 
not be displayed directly. Based on the slope of -10dB/dec for the low frequency 
roll-off, we could extrapolate the curve for 5 decades from the 3 dB bandwidth 65 
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Fig.6.2 shows the measured receiver two-tone test output spectrum. The two 
tone input signals are at 1.4 and 1.6 MHz with power levels of -12.48 dBm. The 
third-order intermodulation product, which is located at 1.8 MHz, is 49.29 dB 
below the main signal. This translates to an input-referred third-order intercept 
point (IP3) of 12.165 dBm. Similarly, the second-order intermodulation product, 
which is located at 3.0 MHz, is 53.19 dB below the main signal. Therefore, the 




Fig.6.2 Two tone test of the VGA 
 
Measurement result of the pseudo-exponential voltage circuit is shown in 
Fig.6.3. Good approximation to exponential voltage can be achieved when input 
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voltage Vin in the range of (0, 0.8V) and (1.5 V, 2.5 V). In the range of 
0.8V 1.5VinV< < , the curve exhibits a faster increasing rate, this is due to the 
compensation techniques described in Chapter 4. A current 4CS oI I>  is used in 
the CSC to make the rate of the gain variation versus the control voltage ctrlV  
when cinV  is high faster than that defined by the exponential function. This 
pre-distortion technique is used to compensate the nonlinear effect in dB-linear. 
However, when the input voltage of the exponential circuit goes very large, that is, 
the output current of the V-I convertor, VII  is very large, a larger current 
VI CSI I+  goes into the CSC and may make the transistors not in saturation. 
Therefore, in this range, the CSC can not provide a perfect square current, making 
the output voltage can not increase faster than an ideal exponential function. 
 
Fig.6.3 Test result of Exponential Voltage 
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Measurement result of dB-linearity of the proposed VGA is shown in Fig.6.4. 
It can be shown that when ctrlV >1.2 V, the linearity curve begins saturation. This 
is caused by the non-linearity effect analyzed in Chapter 4. And since after 
Vctrl>1.2 the pseudo-exponential voltage does not go faster than an ideal 
exponential voltage, it can not provide compensation to the non-linearity effect. 
The gain range is 0-20dB when ctrlV  in the range of (0, 2.7V), as compared to 20 
dB obtained in simulation for ctrlV  from 0 to 1.2V. This may be because when 
the compensation current is added to the CSC in Fig.4.3, the input current is too 
large and causes the CSC circuit to saturate.  
 
 
Fig.6.4 Test result of dB linear 
 
Measurement results of the DC offset cancellation are shown in Fig.6.5. A DC 
offset is intentionally added at the input of VGA, and the output DC voltage is 
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measured at the output. VGA is set to the highest gain of 20 dB. The final output 
DC offset versus the input DC offset is shown. The output DC offset can be 
suppressed effectively when input DC offset is less than 120 mV. The highest 
output DC offset is 14 mV. However when input DC offset is higher than 120 mV, 
the DC offset cancellation circuit can not work effectively. Because in practice 
applications, the DC offset coming from the mixer will not exceed 100mV, the DC 
cancellation ability of the tuning loop has met the requirement of DCR.  
The measurement results are collected in Table III. 






Fig.6.5 Output DC offset of the VGA 
 
 
Table 3 Measurement results 
Gain range 0-60 dB 
Bandwidth 2.87 MHz 
IIP3 12.165dBm 
IIP2 40.7dBm 
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Chapter 7              
Conclusion and Recommendation 
Conclusion 
A dB-linear VGA with DC offset cancellation for Direct Conversion Receiver has 
been proposed and implemented in a 0.35-µm CMOS technology. The VGA has 
achieved a gain control range over 60-dB. With a newly proposed exponential 
function generation circuit, good dB linearity can be obtained for the input voltage 
range up to 1V. The DC offset cancellation is realized with a new I/Q tuning technique. 
The proposed I/Q tuning loop can suppress the DC offset and the I/Q mismatch due to 
DC offset simultaneously. The measured results show that output DC offset is less 
than 14 mV when input DC offset is less than 120 mV. With the varying bandwidth 
circuit, the tuning (or the DC cancellation) is able to settle within 7 µs according to 
the simulation. Some problems are also encountered in the first prototype chip, such 
as dB linearity at high input, which will be further analyzed and considered in the 
future work.  




1) It has been observed that the dB-linearity is degraded at high input voltage.  
Possible causes have been analyzed in Chapter 6. Further investigation needs to be 
carried out to pin down the problem and improve it in the future design. 
2) In consistent DC offset rejection has been observed during the measurement.  
Possible causes need to be further investigated in the future work. 
3) The suppression of I/Q mismatch may be further improved in the future work with 
simple or more effective technique and circuit.  
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